英语翻译FEATURESNarrow-band SFDR >72 dB2.3 V to 5.5 V Power Supp
来源:学生作业帮 编辑:百度作业网作业帮 分类:英语作业 时间:2024/08/18 14:11:06
英语翻译
FEATURES
Narrow-band SFDR >72 dB
2.3 V to 5.5 V Power Supply
50 MHz Ref Clock,0 MHz to 25 MHz Output
Sine Output/Triangular Output
On-Board Comparator
3-Wire SPI® Interface
Extended Temperature Range:–40_C to +105_C
Power-Down Option
20 mW Power Consumption at 3 V
20-Lead TSSOP Package
APPLICATIONS
Frequency Stimulus/Waveform Generation
Frequency Phase Tuning and Modulation
Low Power RF/Communications Systems
Liquid and Gas Flow Measurement
Sensory Applications—Proximity,Motion,and
Defect Detection
Test and Medical Equipment
FUNCTIONAL BLOCK DIAGRAM
GENERAL DESCRIPTION
The AD9834 is a 50 MHz low power DDS device capable of
producing high performance sine and triangular outputs.It also
has an on-board comparator that allows a square wave to be
produced for clock generation.Consuming only 20 mW of
power at 3 V makes the AD9834 an ideal candidate for powersensitive
applications.
Capability for phase modulation and frequency modulation is
provided.The Frequency registers are 28 bits; with a 50 MHz
clock rate,resolution of 0.2 Hz can be achieved.Similarly,
with a 1 MHz clock rate,the AD9834 can be tuned to 0.004 Hz
resolution.Frequency and phase modulation are affected by
loading registers through the serial interface and toggling the
registers using software or the FSELECT/PSELECT pins,
respectively.
The AD9834 is written to via a 3-wire serial interface.This
serial interface operates at clock rates up to 40 MHz and is
compatible with DSP and microcontroller standards.
The device operates with a power supply from 2.3 V to 5.5 V.
The analog and digital sections are independent and can be run
from different power supplies,e.g.,AVDD can equal 5 V with
DVDD equal to 3 V.
The AD9834 has a power-down pin (SLEEP) that allows external
control of the power-down mode.Sections of the device that
are not being used can be powered down to minimize the current
consumption,e.g.,the DAC can be powered down when a
clock output is being generated.
The part is available in a 20-lead TSSOP package.
FEATURES
Narrow-band SFDR >72 dB
2.3 V to 5.5 V Power Supply
50 MHz Ref Clock,0 MHz to 25 MHz Output
Sine Output/Triangular Output
On-Board Comparator
3-Wire SPI® Interface
Extended Temperature Range:–40_C to +105_C
Power-Down Option
20 mW Power Consumption at 3 V
20-Lead TSSOP Package
APPLICATIONS
Frequency Stimulus/Waveform Generation
Frequency Phase Tuning and Modulation
Low Power RF/Communications Systems
Liquid and Gas Flow Measurement
Sensory Applications—Proximity,Motion,and
Defect Detection
Test and Medical Equipment
FUNCTIONAL BLOCK DIAGRAM
GENERAL DESCRIPTION
The AD9834 is a 50 MHz low power DDS device capable of
producing high performance sine and triangular outputs.It also
has an on-board comparator that allows a square wave to be
produced for clock generation.Consuming only 20 mW of
power at 3 V makes the AD9834 an ideal candidate for powersensitive
applications.
Capability for phase modulation and frequency modulation is
provided.The Frequency registers are 28 bits; with a 50 MHz
clock rate,resolution of 0.2 Hz can be achieved.Similarly,
with a 1 MHz clock rate,the AD9834 can be tuned to 0.004 Hz
resolution.Frequency and phase modulation are affected by
loading registers through the serial interface and toggling the
registers using software or the FSELECT/PSELECT pins,
respectively.
The AD9834 is written to via a 3-wire serial interface.This
serial interface operates at clock rates up to 40 MHz and is
compatible with DSP and microcontroller standards.
The device operates with a power supply from 2.3 V to 5.5 V.
The analog and digital sections are independent and can be run
from different power supplies,e.g.,AVDD can equal 5 V with
DVDD equal to 3 V.
The AD9834 has a power-down pin (SLEEP) that allows external
control of the power-down mode.Sections of the device that
are not being used can be powered down to minimize the current
consumption,e.g.,the DAC can be powered down when a
clock output is being generated.
The part is available in a 20-lead TSSOP package.
![英语翻译FEATURESNarrow-band SFDR >72 dB2.3 V to 5.5 V Power Supp](/uploads/image/z/3378977-17-7.jpg?t=%E8%8B%B1%E8%AF%AD%E7%BF%BB%E8%AF%91FEATURESNarrow-band+SFDR+%3E72+dB2.3+V+to+5.5+V+Power+Supp)
特点窄带sfdr"72分贝,2.3V至5.5v供电50兆赫档小时 0兆赫至25兆赫的输出正弦输出/输出三角星上比较3-wirespi®接口-40~+85℃:-40_c至+105_c权力向下选择20兆瓦的电力消耗3v20-LeadTSSOP产品包装应用频率刺激/波形产生的频率 相调谐和调制低功率射频/通讯系统的液体和气体流量测量感官应用靠近,运动 和缺陷检测试验以及医疗设备的功能方框图一般描述ad9834是50兆赫低功率 DDS器件能生产高性能正弦和三角形的产出.它也有一个星上的比较,可以使方波制作时钟.消费量只为20兆瓦的电力,在3v使得ad9834理想候选powersensitive申请.能力调相和调频规定.频率registersare28bits; 有一个50兆赫的时钟速率,分辨率为0.2赫兹才能达到.同样的,一个1兆赫的时钟速率,ad9834可调谐至0.004赫兹决议.频率和相位调制受落名册,通过串行接口与切换登记使用的软件或 该fselect/pselect别针,分别.ad9834的写法是要通过一个三线串行接口.这个串行接口运转的时钟速度达40兆赫,并兼容DSP及单片机的标准.该装置设有一个电源,从2.3V至5.5诉模拟和数字部分都是独立 并可以由不同的电源供应器,例如 avdd可等于5V时dvdd等于3诉ad9834有电力式密码(睡眠),允许 外部控制电力式模式.各款的装置,而且不能被用来可以电源关闭,以减少目前的消费,例如 援可以电源关闭时输出时钟正在产生.部分现已有20-LeadTSSOP产品包装
英语翻译FEATURESNarrow-band SFDR >72 dB2.3 V to 5.5 V Power Supp
英语翻译The vlf-65cmf is a higher power model designed to test v
英语翻译110v/220v is selected by switch before power on please c
UMTS: Band IV (AWS);UMTS: Band IV (1700/2100);UMTS: Band V (
英语翻译定义:subcontract orderPurchasing :An instruction to a supp
英语翻译the V-belt is an important element in the field of power
英语翻译4.3 400V POWER FACTOR CORRECTION CAPACITOR PANEL4.4 Acti
英语翻译Power-off Emergency Lowering!Please use two 9v alkaling
电线电缆英语3/C #12AWG POWER CABLE ,CABLE POWER 600V 3/C W/GRD XHH
V
v?
v.